Chip One Stop - Shopping Site for Electronic Components and Semiconductors
Menu
Argentina
Change
English
SELECT YOUR LANGUAGE
USD
SELECT YOUR CURRENCY FOR DISPLAY
About Preferential Rank / Discount

Current price of Item(s) have been applied below.
 


・Preferential Rank and Discount rate will be applied according to your usage of our web service.
・Discount is only applicable to orders from chip1stop web site.
・Discounts may not be applicable to all products and may be subject to MOQ.
・Please contact your representative for details of Preferential Rank.
・No other coupons may be used in conjunction with this discount.

PCN/PDN/NRND Information

PCN (product/process change notification) and PDN (production discontinuation notification) information.

Notification Date Notification Documents Notification Type Notification Information
2025/01/16 PCN(Product Change Notice) Description of change
Old:Before setting the system clock (SYSCLK) frequency to 48 MHz,
the flash memory latency must be set to one wait state.
However, the code generated by STM32CubeMX (versions before v6.13.0),
and the project examples available
in the STM32CubeC0 software packages (versions before v1.3.0), do not ensure this.

New: The fix consists in setting the number of wait states to one,
before setting the HSI48 clock division factor to one.
This fix is implemented in the following (andany subsequent) versions:
- STM32CubeC0 v1.3.0 (November 2024)
- STM32CubeMX v6.13.0 (November 2024)
See more details in Additional Information document attached to this PCI
2025/01/16 PCN(Product Change Notice) Supplier Notice No.:MICROCONTROLLERS/25/15132
Title:
Enhancement of STM32C011x, STM32C031x & STM32C071x HAL settings when using internal clock at 48MHz (STM32CubeMX and STM32CubeC0)

Description of change:
Old:Before setting the system clock (SYSCLK) frequency to 48 MHz,
the flash memory latency must be set to one wait state.
However, the code generated by STM32CubeMX (versions before v6.13.0),
and the project examples available
in the STM32CubeC0 software packages (versions before v1.3.0), do not ensure this.

New: The fix consists in setting the number of wait states to one,
before setting the HSI48 clock division factor to one.
This fix is implemented in the following (andany subsequent) versions:
- STM32CubeC0 v1.3.0 (November 2024)
- STM32CubeMX v6.13.0 (November 2024)
See more details in Additional Information document attached to this PCI

Intended start of delivery:
2024-11-03
2025/07/18 PCN(Product Change Notice) PCN No. CRP/25/15294
Change Desc.
Additional 2D in ST Standard Inner Bulk Label (MDRF perimeter)

Timing / schedule Intended start of delivery 2025-08-18
Click here for contact regarding final purchasing
PCN/PDN/NRND Information
Notification Type
Notification Information
Notification Date
Products subject to notification
Manufacturer Manufacturer Part Number Last Time Buy Successor Products

Product & Sales Information of products subject to notification

   12345  Last  NEXT
Products: 1,429 out of cases/Show 1 to 25






   12345  Last  NEXT
Products: 1,429 out of cases/Show 1 to 25