Custom Component Development Using Avalon® and Arm* AMBA* AXI Interfaces

A custom component (or Intellectual Property (IP)) is a user-defined hardware design block that can be added to a Platform Designer system. In this class, you will learn how to create a custom component and how to use the Component Editor to import it into your system. The basics of the standard interfaces required for creating custom components, Avalon® and the Arm AMBA AXI standard, will also be covered. You will examine several multi-port components in detail. Multiple ports on a single component allow you to exploit the true simultaneous multi-mastering capabilities of the system interconnect and to enable very high bandwidth systems. Finally, you'll learn how to customize the output from the Component Editor to improve the experience for a user of your custom IP.

Related

• 

  How to read and use Intel® Arria® 10 Chip ID IP in Embedded System using Nios® II and HPS

  2018/11/29 
  • Intel FPGAs / Altera
  • Company / Market Trends
• 

  IFTD 2018：ディープラーニング・ソリューション

  2018/11/02 
  • Intel FPGAs / Altera
  • Company / Market Trends
• 

  IFTD 2018：新技術 Time Sensitive Network (TSN) の実証試験に使用されるプラットフォーム・デモ

  2018/11/02 
  • Intel FPGAs / Altera
  • Company / Market Trends
• 

  IFTD 2018：株式会社ディジタルメディアプロフェッショナル

  2018/11/02 
  • Intel FPGAs / Altera
  • Company / Market Trends
• 

  Sugar Dog Skeleton Timelapse

  2018/10/11 
  • Intel FPGAs / Altera
  • Company / Market Trends
• 

  QSFP-DD 光モジュールと 400G の接続を実現する インテル® Stratix® 10 TX FPGA

  2018/10/11 
  • Intel FPGAs / Altera
  • Passive / Connections / mechanical parts
• 

  ネットワーク機能の仮想化（NFV）をアクセラレート

  2018/10/11 
  • Intel FPGAs / Altera
  • Network/Telecommunication
• 

  Intel® Stratix® 10 TX E-Tile Achieves 400G Connectivity with QSFP-DD Optical Modules

  2018/09/28 
  • Intel FPGAs / Altera
  • Microcontrollers
• 

  Introduction to Cloud Computing

  2018/09/21 
  • Intel FPGAs / Altera
  • Network/Telecommunication
• 

  Intel® Quartus® Prime Software Hyper-Aware Design Flow

  2018/09/21 
  • Intel FPGAs / Altera
  • Company / Market Trends
• 

  Introduction to Mailbox Client Intel® Stratix® 10 FPGA IP Core

  2018/09/06 
  • Intel FPGAs / Altera
  • Network/Telecommunication
• 

  英特尔 Stratix 10 UEFI 引导加载程序

  2018/08/10 
  • Intel FPGAs / Altera
  • Company / Market Trends
• 

  Debug Code Stored in On-Chip Flash for Max® 10 Development Kit

  2018/06/15 
  • Intel FPGAs / Altera
  • Processor/Memory
• 

  Booting Intel® Stratix® 10 UEFI Bootloader on Intel® Stratix® 10 SoC Development Kit

  2018/06/15 
  • Intel FPGAs / Altera
  • Company / Market Trends
• 

  创建英特尔 Stratix 10 Ping Pong PHY

  2018/06/12 
  • Intel FPGAs / Altera
  • Processor/Memory
• 

  使用余弦数据实现自然输入和输出顺序的 FFT 到 iFFT 运

  2018/06/12 
  • Intel FPGAs / Altera
  • Processor/Memory
• 

  使用 signaltap 和系统控制台读取芯片 ID

  2018/06/12 
  • Intel FPGAs / Altera
  • Logic/PLD
• 

  How to Begin a Simple FPGA Design

  2018/06/06 
  • Intel FPGAs / Altera
  • Embedded Software Development
• 

  Deploying Intel® FPGAs for Deep Learning Inferencing with OpenVINO™ Toolkit

  2018/06/06 
  • Intel FPGAs / Altera
  • Embedded Software Development
• 

  Programmers’ Introduction to the Intel® FPGA Deep Learning Acceleration Suite

  2018/06/06 
  • Intel FPGAs / Altera
  • Embedded Software Development