Videos
Application Development on the Acceleration Stack for Intel® Xeon® CPU with FPGAs
Intel
The Acceleration Stack for Intel Xeon CPU with FPGAs is a robust collection of software, firmware, and tools intended to make it easier to develop and deploy Intel FPGAs for workload optimization in the data center. In this training, we will discuss how to develop host code that can communicate with the FPGA accelerator using the Open Programmable Acceleration Engine (OPAE) as well as abstracting away the OPAE layer using OpenCL™. *OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission of Khronos
Related
-
Debugging the Nios® V Processor Using the RiscFree* IDE for Intel® FPGAs
- Intel
- Processor/Memory
-
Software Development on Nios® V/m Processor (Part 3/3)
- Intel
- Processor/Memory
-
DisplayPort™ 1.4 – Completing the Video Image Design (part 3 of 6)
- Intel
- Embedded Software Development
-
DisplayPort™ 1.4 – Building a Video Image Pipeline Loopback Design (part 1 of 6)
- Intel
- Embedded Software Development
-
Understanding Timing Analysis in FPGAs
- Intel
- Processor/Memory
-
Chip ID Reading Using Mailbox Avalon® ST Client Intel® FPGA IP in Intel® Agilex™
- Intel
- Processor/Memory
-
Accelerate Your Data from Edge to Cloud
- Intel
- Processor/Memory
-
https://www.youtube.com/embed/AQSZXZS7dNI
- Intel
- Passive / Connections / mechanical parts
-
On-Chip Debugging of Memory Interfaces in Intel® Agilex™ Devices
- Intel
- Processor/Memory
-
Verifying Memory Interfaces in Intel® Agilex™ Devices
- Intel
- Processor/Memory
-
What’s New in 20.1?
- Intel
- Company / Market Trends
-
Intel® FPGA Programmable Acceleration Card N3000 Board Management Controller
- Intel
- Analog
-
Optimize your infrastructure for today's and tomorrow's demands with Intel’s end-to-end solutions
- Intel
- IoT
-
Building an Accelerator Functional Unit for the Intel® FPGA Programmable Acceleration Card N3000
- Intel
- Process/Mounting
-
Intel and Netcope P4
- Intel
- Analog
-
How to generate post configuration BSDL file for Intel® Cyclone® 10 FPGA
- Intel
- Company / Market Trends
-
Integrating Memory Interfaces IP in Intel® FPGA Devices
- Intel
- Processor/Memory
-
Verifying Memory Interfaces IP in Intel® FPGA Devices
- Intel
- Processor/Memory
-
Introduction to Memory Interfaces IP in Intel® FPGA Devices
- Intel
- Processor/Memory
-
Introduction to Hyper-Retiming
- Intel
- Logic/PLD
