Videos
OpenCL™ Coding Optimizations for Intel® Stratix® 10 Devices
Altera
In this course, we will cover how the offline kernel compiler of the Intel® FPGA SDK for OpenCL™ optimizes OpenCL kernel code for optimal performance on Intel® Stratix® 10 FPGAs and how to use recommended coding constructs to enable these optimizations. Most of this class covers the differences in behavior of the kernel compiler when targeting Intel Stratix 10 devices with Hyperflex™ architecture when compared to earlier device families. Vast majority of the OpenCL kernel coding optimizations that apply to earlier device families are still applicable to Intel Stratix 10 devices and are not covered in this training.
Related
-
Creating Reusable Design Blocks: IP Design & Implementation with the Intel® Quartus® Prime Software
- Altera
- Intellectual property
-
Building RTL Workloads for the Acceleration Stack for Intel® Xeon® CPU with FPGAs
- Altera
- Microcontrollers
-
The Realtime Group - Intel FPGA Solutions Powered by Realtime
- Altera
- Company / Market Trends
-
Design Gateway - TOE10G IP core on Intel Arria 10 SX
- Altera
- Network/Telecommunication
-
Accelize - Solutions to boost Cloud and Enterprise workloads with Intel FPGAs
- Altera
- Network/Telecommunication
-
S2C - FPGA Prototyping Services
- Altera
- Logic/PLD
-
eInfochips - Introducing eInfochips FPGA design services
- Altera
- Network/Telecommunication
-
Intel® Stratix® 10 U-boot Script
- Altera
- Company / Market Trends
-
Alorium Technology - Intel MAX 10 FPGA Platforms
- Altera
- Company / Market Trends
-
PLDA - PCIe IP Experts
- Altera
- Network/Telecommunication
-
Vadatech - Intel FPGA solutions are VadaTech
- Altera
- Company / Market Trends
-
IntelliProp - NVMe to SATA Bridge IP Core
- Altera
- Company / Market Trends
-
Design Gateway - NVMe IP core on Intel Arria 10 SX with Intel Optane SSD 900P
- Altera
- Network/Telecommunication
-
OpenCL™ Development with the Acceleration Stack for Intel® Xeon® CPU with FPGA
- Altera
- Microcontrollers
-
Booting Linux in Intel® Stratix® 10 SoC FPGA
- Altera
- Company / Market Trends
-
SEU Mitigation in Intel® FPGA Devices: Fault Injection
- Altera
- Logic/PLD
-
Running OpenCL™ on Intel® FPGAs
- Altera
- Company / Market Trends
-
Intel® Stratix® 10 SoC FPGA Technical Overview
- Altera
- Processor/Memory
-
Introduction to OpenCL™ on FPGAs for Parallel Programmers
- Altera
- Processor/Memory
-
Introduction to Intel® FPGAs for Software Developers
- Altera
- Processor/Memory
