Versal LP/DDR4 2D Eye Scan

2D Eye Scan support has been added for all integrated Memory Controller interfaces in Versal starting with Vivado 2021.1. A 2D Eye Scan is useful for checking the health of each byte lane and provides a graphical way to compare them, enabling a quick method to look for any layout or board issues. This feature does not require any design changes, and is automatically included in all integrated LP/DDR4 interfaces.

Related

• 

  System Generator for DSP および IP インテグレーターからのプラットフォーム デザイン フローの使用 (日本語吹替)

  2018/10/31 
  • Xilinx / AMD
  • Company / Market Trends
• 

  AI Acceleration

  2018/10/18 
  • Xilinx / AMD
  • Company / Market Trends
• 

  Samtec Demonstrates 56 Gbps PAM4 Twinax Flyover™ Solutions at XDF Silicon Valley

  2018/10/15 
  • Xilinx / AMD
  • Company / Market Trends
• 

  IBM Power Systems Demonstrates PowerAI Vision Inference on the Alveo U200 at XDF Silicon Valley

  2018/10/15 
  • Xilinx / AMD
  • Power Supply
• 

  Xelera Demonstrates 50x Apache Spark MLlib Acceleration at XDF Silicon Valley

  2018/10/15 
  • Xilinx / AMD
  • Company / Market Trends
• 

  Samtec Unveils New 448 Gbps Optical FireFly™ Demonstration at XDF Silicon Valley

  2018/10/15 
  • Xilinx / AMD
  • Company / Market Trends
• 

  Maxeler Demonstrates Real Time Risk on Xilinx Alveo Accelerator Card

  2018/10/15 
  • Xilinx / AMD
  • Company / Market Trends
• 

  Enclustra Showcases How to Cut Development Time with an FPGA/SoC module at XDF Silicon Valley

  2018/10/12 
  • Xilinx / AMD
  • Company / Market Trends
• 

  Avnet demonstrates the Avnet Multi-Camera FMC with the Avnet UltraZed EV at XDF Silicon Valley

  2018/10/12 
  • Xilinx / AMD
  • Company / Market Trends
• 

  Avnet demonstrates Zynq UltraScale+ Industrial Networking development platform at XDF Silicon Valley

  2018/10/12 
  • Xilinx / AMD
  • Network/Telecommunication
• 

  Xilinx Developer Forum 2018 - Day 2

  2018/10/05 
  • Xilinx / AMD
  • Company / Market Trends
• 

  Xilinx Developer Forum 2018 - Day 1

  2018/10/05 
  • Xilinx / AMD
  • Company / Market Trends
• 

  Amazon EC2 F1 SDAccel Developer Lab

  2018/09/14 
  • Xilinx / AMD
  • Company / Market Trends
• 

  Unboxing the Zynq UltraScale+ ZCU111 Evaluation Kit

  2018/08/27 
  • Xilinx / AMD
  • Company / Market Trends
• 

  Zynq UltraScale+ RFSoC Evaluation Tool Demo

  2018/08/27 
  • Xilinx / AMD
  • RF & Micro Wave
• 

  Storage Compression Offload using Eideticom NoLoad™ and NVM Express Peer to Peer processing

  2018/08/27 
  • Xilinx / AMD
  • Processor/Memory
• 

  What’ New in Model Composer 2018.1

  2018/07/20 
  • Xilinx / AMD
  • Company / Market Trends
• 

  Rockwell Collins Uses RFSoC – Powered by Xilinx

  2018/07/13 
  • Xilinx / AMD
  • Company / Market Trends
• 

  SPYN Quick Take Demo

  2018/06/20 
  • Xilinx / AMD
  • Company / Market Trends
• 

  What’s New in Vivado Design Suite 2018.1

  2018/05/31 
  • Xilinx / AMD
  • Embedded Software Development