How to implement QSFP-DD 1x2 interface with Intel® Stratix® 10 TX transceivers in NRZ mode

This video will show the users how to implement QSFP-DD 1x2 interface with Intel® Stratix® 10 TX transceiver in NRZ mode at 16x28Gbps using QSFP-DD loopback modules, transceiver toolkit and Intel® Stratix® 10 TX Signal Integrity Development Kit. The purpose of this video is to assist users to have quick start with the Intel® Stratix® 10 TX QSFP-DD 1x2 interface. This video will cover IPs required, IP configuration and a hardware demo for better illustration and to facilitate users' understanding. For technical questions, contact the Intel Community: https://forums.intel.com/s/?language=... Need more help on Intel FPGAs? Visit the Intel FPGA Forum: https://forums.intel.com  .

Als nächstes

• 

  How to read and use Intel® Arria® 10 Chip ID IP in Embedded System using Nios® II and HPS

  2018/11/29 
  • Intel FPGAs / Altera
  • Company / Market Trends
• 

  IFTD 2018：ディープラーニング・ソリューション

  2018/11/02 
  • Intel FPGAs / Altera
  • Company / Market Trends
• 

  IFTD 2018：新技術 Time Sensitive Network (TSN) の実証試験に使用されるプラットフォーム・デモ

  2018/11/02 
  • Intel FPGAs / Altera
  • Company / Market Trends
• 

  Sugar Dog Skeleton Timelapse

  2018/10/11 
  • Intel FPGAs / Altera
  • Company / Market Trends
• 

  ネットワーク機能の仮想化（NFV）をアクセラレート

  2018/10/11 
  • Intel FPGAs / Altera
  • Network/Telecommunication
• 

  QSFP-DD 光モジュールと 400G の接続を実現する インテル® Stratix® 10 TX FPGA

  2018/10/11 
  • Intel FPGAs / Altera
  • Passive / Connections / mechanical parts
• 

  Intel® Stratix® 10 TX E-Tile Achieves 400G Connectivity with QSFP-DD Optical Modules

  2018/09/28 
  • Intel FPGAs / Altera
  • Microcontrollers
• 

  Intel® Quartus® Prime Software Hyper-Aware Design Flow

  2018/09/21 
  • Intel FPGAs / Altera
  • Company / Market Trends
• 

  Introduction to Cloud Computing

  2018/09/21 
  • Intel FPGAs / Altera
  • Network/Telecommunication
• 

  Custom Component Development Using Avalon® and Arm* AMBA* AXI Interfaces

  2018/09/21 
  • Intel FPGAs / Altera
  • Company / Market Trends
• 

  Introduction to Mailbox Client Intel® Stratix® 10 FPGA IP Core

  2018/09/06 
  • Intel FPGAs / Altera
  • Network/Telecommunication
• 

  英特尔 Stratix 10 UEFI 引导加载程序

  2018/08/10 
  • Intel FPGAs / Altera
  • Company / Market Trends
• 

  Booting Intel® Stratix® 10 UEFI Bootloader on Intel® Stratix® 10 SoC Development Kit

  2018/06/15 
  • Intel FPGAs / Altera
  • Company / Market Trends
• 

  Debug Code Stored in On-Chip Flash for Max® 10 Development Kit

  2018/06/15 
  • Intel FPGAs / Altera
  • Processor/Memory
• 

  使用余弦数据实现自然输入和输出顺序的 FFT 到 iFFT 运

  2018/06/12 
  • Intel FPGAs / Altera
  • Processor/Memory
• 

  创建英特尔 Stratix 10 Ping Pong PHY

  2018/06/12 
  • Intel FPGAs / Altera
  • Processor/Memory
• 

  使用 signaltap 和系统控制台读取芯片 ID

  2018/06/12 
  • Intel FPGAs / Altera
  • Logic/PLD
• 

  Programmers’ Introduction to the Intel® FPGA Deep Learning Acceleration Suite

  2018/06/06 
  • Intel FPGAs / Altera
  • Embedded Software Development
• 

  How to Begin a Simple FPGA Design

  2018/06/06 
  • Intel FPGAs / Altera
  • Embedded Software Development
• 

  Deploying Intel® FPGAs for Deep Learning Inferencing with OpenVINO™ Toolkit

  2018/06/06 
  • Intel FPGAs / Altera
  • Embedded Software Development